


System Block Diagram of Brooks 15"



The diagram illustrates the DDR system memory architecture, showing the connection between two CPU sockets and two DDR system memory banks (A and B). The CPU sockets are located at the top, and the DDR system memory banks are located at the bottom. The diagram shows the data flow between the CPU sockets and the DDR system memory, including various memory banks and channels.

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

CPU socket


CPU socket

The diagram shows the following components and connections:


- CPU socket (Left):**
 - DDR_A_00 to DDR_A_15 (14:15) DDR_A_Q0-48
 - DDR_A_16 to DDR_A_31 (14:15) DDR_A_Q50-96
 - DDR_A_32 to DDR_A_47 (14:15) DDR_A_Q98-144
 - DDR_A_48 to DDR_A_63 (14:15) DDR_A_Q146-192
 - DDR_A_64 to DDR_A_79 (14:15) DDR_A_Q194-240
 - DDR_A_80 to DDR_A_95 (14:15) DDR_A_Q242-288
 - DDR_A_96 to DDR_A_111 (14:15) DDR_A_Q290-336
 - DDR_A_112 to DDR_A_127 (14:15) DDR_A_Q338-384
 - DDR_A_128 to DDR_A_143 (14:15) DDR_A_Q386-432
 - DDR_A_144 to DDR_A_159 (14:15) DDR_A_Q434-480
 - DDR_A_160 to DDR_A_175 (14:15) DDR_A_Q482-528
 - DDR_A_176 to DDR_A_191 (14:15) DDR_A_Q530-576
 - DDR_A_192 to DDR_A_207 (14:15) DDR_A_Q578-624
 - DDR_A_208 to DDR_A_223 (14:15) DDR_A_Q626-672
 - DDR_A_224 to DDR_A_239 (14:15) DDR_A_Q674-720
 - DDR_A_240 to DDR_A_255 (14:15) DDR_A_Q722-768
 - DDR_A_256 to DDR_A_271 (14:15) DDR_A_Q770-816
 - DDR_A_272 to DDR_A_287 (14:15) DDR_A_Q818-864
 - DDR_A_288 to DDR_A_303 (14:15) DDR_A_Q866-912
 - DDR_A_304 to DDR_A_319 (14:15) DDR_A_Q914-960
 - DDR_A_320 to DDR_A_335 (14:15) DDR_A_Q962-1008
 - DDR_A_336 to DDR_A_351 (14:15) DDR_A_Q1010-1056
 - DDR_A_352 to DDR_A_367 (14:15) DDR_A_Q1058-1104
 - DDR_A_368 to DDR_A_383 (14:15) DDR_A_Q1106-1152
 - DDR_A_384 to DDR_A_399 (14:15) DDR_A_Q1154-1200
 - DDR_A_400 to DDR_A_415 (14:15) DDR_A_Q1202-1248
 - DDR_A_416 to DDR_A_431 (14:15) DDR_A_Q1246-1292
 - DDR_A_432 to DDR_A_447 (14:15) DDR_A_Q1290-1336
 - DDR_A_448 to DDR_A_463 (14:15) DDR_A_Q1334-1380
 - DDR_A_464 to DDR_A_479 (14:15) DDR_A_Q1378-1424
 - DDR_A_480 to DDR_A_495 (14:15) DDR_A_Q1422-1468
 - DDR_A_496 to DDR_A_511 (14:15) DDR_A_Q1466-1512
 - DDR_A_512 to DDR_A_527 (14:15) DDR_A_Q1510-1556
 - DDR_A_528 to DDR_A_543 (14:15) DDR_A_Q1554-1600
 - DDR_A_544 to DDR_A_559 (14:15) DDR_A_Q1598-1644
 - DDR_A_560 to DDR_A_575 (14:15) DDR_A_Q1642-1688
 - DDR_A_576 to DDR_A_591 (14:15) DDR_A_Q1686-1732
 - DDR_A_592 to DDR_A_607 (14:15) DDR_A_Q1730-1776
 - DDR_A_608 to DDR_A_623 (14:15) DDR_A_Q1774-1820
 - DDR_A_624 to DDR_A_639 (14:15) DDR_A_Q1818-1864
 - DDR_A_640 to DDR_A_655 (14:15) DDR_A_Q1862-1908
 - DDR_A_656 to DDR_A_671 (14:15) DDR_A_Q1906-1952
 - DDR_A_672 to DDR_A_687 (14:15) DDR_A_Q1950-1996
 - DDR_A_688 to DDR_A_703 (14:15) DDR_A_Q1994-2040
 - DDR_A_704 to DDR_A_719 (14:15) DDR_A_Q2038-2084
 - DDR_A_720 to DDR_A_735 (14:15) DDR_A_Q2082-2128
 - DDR_A_736 to DDR_A_751 (14:15) DDR_A_Q2126-2172
 - DDR_A_752 to DDR_A_767 (14:15) DDR_A_Q2170-2216
 - DDR_A_768 to DDR_A_783 (14:15) DDR_A_Q2214-2260
 - DDR_A_784 to DDR_A_799 (14:15) DDR_A_Q2258-2304
 - DDR_A_800 to DDR_A_815 (14:15) DDR_A_Q2302-2348
 - DDR_A_816 to DDR_A_831 (14:15) DDR_A_Q2346-2392
 - DDR_A_832 to DDR_A_847 (14:15) DDR_A_Q2390-2436
 - DDR_A_848 to DDR_A_863 (14:15) DDR_A_Q2434-2480
 - DDR_A_864 to DDR_A_879 (14:15) DDR_A_Q2478-2524
 - DDR_A_880 to DDR_A_895 (14:15) DDR_A_Q2522-2568
 - DDR_A_896 to DDR_A_911 (14:15) DDR_A_Q2572-2616
 - DDR_A_912 to DDR_A_927 (14:15) DDR_A_Q2616-2662
 - DDR_A_928 to DDR_A_943 (14:15) DDR_A_Q2660-2706
 - DDR_A_944 to DDR_A_959 (14:15) DDR_A_Q2704-2750
 - DDR_A_960 to DDR_A_975 (14:15) DDR_A_Q2748-2794
 - DDR_A_976 to DDR_A_991 (14:15) DDR_A_Q2792-2838
 - DDR_A_992 to DDR_A_1007 (14:15) DDR_A_Q2836-2882
 - DDR_A_1008 to DDR_A_1023 (14:15) DDR_A_Q2880-2926
 - DDR_A_1024 to DDR_A_1039 (14:15) DDR_A_Q2924-2970
 - DDR_A_1040 to DDR_A_1055 (14:15) DDR_A_Q2968-3014
 - DDR_A_1056 to DDR_A_1071 (14:15) DDR_A_Q3012-3058
 - DDR_A_1072 to DDR_A_1087 (14:15) DDR_A_Q3056-3102
 - DDR_A_1088 to DDR_A_1103 (14:15) DDR_A_Q3096-3142
 - DDR_A_1104 to DDR_A_1119 (14:15) DDR_A_Q3140-3186
 - DDR_A_1120 to DDR_A_1135 (14:15) DDR_A_Q3184-3230
 - DDR_A_1136 to DDR_A_1151 (14:15) DDR_A_Q3228-3274
 - DDR_A_1152 to DDR_A_1167 (14:15) DDR_A_Q3272-3318
 - DDR_A_1168 to DDR_A_1183 (14:15) DDR_A_Q3316-3362
 - DDR_A_1184 to DDR_A_1199 (14:15) DDR_A_Q3360-3406
 - DDR_A_1200 to DDR_A_1215 (14:15) DDR_A_Q3404-3450
 - DDR_A_1216 to DDR_A_1231 (14:15) DDR_A_Q3448-3494
 - DDR_A_1232 to DDR_A_1247 (14:15) DDR_A_Q3492-3538
 - DDR_A_1248 to DDR_A_1263 (14:15) DDR_A_Q3536-3582
 - DDR_A_1264 to DDR_A_1279 (14:15) DDR_A_Q3580-3626
 - DDR_A_1280 to DDR_A_1295 (14:15) DDR_A_Q3624-3670
 - DDR_A_1296 to DDR_A_1311 (14:15) DDR_A_Q3668-3714
 - DDR_A_1312 to DDR_A_1327 (14:15) DDR_A_Q3712-3758
 - DDR_A_1328 to DDR_A_1343 (14:15) DDR_A_Q3756-3802
 - DDR_A_1344 to DDR_A_1359 (14:15) DDR_A_Q3800-3846
 - DDR_A_1360 to DDR_A_1375 (14:15) DDR_A_Q3844-3890
 - DDR_A_1376 to DDR_A_1391 (14:15) DDR_A_Q3888-3934
 - DDR_A_1392 to DDR_A_1407 (14:15) DDR_A_Q3932-3978
 - DDR_A_1408 to DDR_A_1423 (14:15) DDR_A_Q3976-4022
 - DDR_A_1424 to DDR_A_1439 (14:15) DDR_A_Q4020-4066
 - DDR_A_1440 to DDR_A_1455 (14:15) DDR_A_Q4064-4110
 - DDR_A_1456 to DDR_A_1471 (14:15) DDR_A_Q4108-4154
 - DDR_A_1472 to DDR_A_1487 (14:15) DDR_A_Q4152-4198
 - DDR_A_1488 to DDR_A_1503 (14:15) DDR_A_Q4200-4246
 - DDR_A_1504 to DDR_A_1519 (14:15) DDR_A_Q4244-4290
 - DDR_A_1520 to DDR_A_1535 (14:15) DDR_A_Q4288-4334
 - DDR_A_1536 to DDR_A_1551 (14:15) DDR_A_Q4332-4378
 - DDR_A_1552 to DDR_A_1567 (14:15) DDR_A_Q4376-4422
 - DDR_A_1568 to DDR_A_1583 (14:15) DDR_A_Q4420-4466
 - DDR_A_1584 to DDR_A_1599 (14:15) DDR_A_Q4464-4510
 -

POWER

SANDY BRIDGE PROCESSOR (GND)




SANDY BRIDGE PROCESSOR(RESERVED, CFG)



	1	0
CFG2 (PEG Static Lane Reversal)	Lan# definition matches socket pin map definition (Default Value)	Lan Reversed
CFG4 (Display Port Presence strap)	Disabled; No Physical Display Port attached to Embedded Display Port (Default Value)	Enabled; An external Display port device is connected to the Embedded Display port
CFG7 (PEG Defr Training)	PEG Train immediately following xxRESETB de assertion (Default Value)	PEG Wait for BIOS for training
CFG6.5 (PCIe Port Bifurcation Straps)	11 x16 - Device 1 functions 1 and 2 disable (Default Value)	10 x8, x8 - Device 1 function 1 enable; function 2 disable
	01 Reserved - (Device 1 function 1 disable; function 2 enable)	00 x8, x8, x4 - Device 1 function 1 and 2 enable





Cougar Point (HDA,JTAG,SATA)



No Reboot strip.
SPKR Low - Default.
SPKR High - No Reboot

Note1: Sampled at rising edge of PWRCK.
The signal has a weak internal pull-down.
(the internal pull-down is disabled after PLTRSTT disassembles.)
If the signal is sampled high, this indicates that
the system is strapped to the "No Reboot" mode

Cougar Point (PCI,USB,NVRAM)



REQ# functionality is not available on Mobile







GNT# functionality is not available on Mobile

(22) CAM_MIC_OBL_DET#
(29) HDO_FALL_INT


CAM MIC OBL DET#
R194 0 4-5V


PIRQ[H:E]# functionality is not available on Mobile

T103




COUGAR POINT (GPIO,VSS_NCTF,RSVD)




COGAR POINT (POWER)

Cougar Point (GND)




DDR3 Length Matching Formulas		
Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mls	Strobe + 20 mls




CHA_DIMM1_TOP_SIDE

JDIMM1 is STD type. (H=60)



+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMC. Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector




Ever Light
Technology Limited

Rev 15 – SODIMM-204P-A1

Document Number

Thursday, January 27, 2011


Rev A



CHB_DIMM1_TOP_SIDE

JDIMM3 is STD type.


DDR3 Length Matching Formulas		
Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mls	Strobe + 20 mls




	SA1	SA0
CHB0	0	0
CHB1	0	1
CHB2	1	0
CHB3	1	1



+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMD, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector.






CHB_DIMM0_BOT_SIDE


JDIMM4 is STD type.

DDR3 Length Matching Formulas

Signal Group	Min Length	Max Length
Control-to-Clock	Clock - 0.5"	Clock - 0.0"
Command-to-Clock	Clock - 0.5"	Clock - 0.5"
Strobe-to-Clock	Clock - 0.5"	Clock - 1.0"
Data-to-Strobe (per byte lane)	Strobe - 20 mls	Strobe + 20 mls



+1.5V_SUS decoupling caps be located at the VDD pins of each SO-DIMM connector in the vicinity of the CMO, Clock and Control signals. These capacitors should be placed on the same side of the motherboard as the SO-DIMM connector.





Ever Light Technology Limited


File	16 - SODIMM-204P-B0	Rev	1A
Date	Thursday, January 27, 2011	Sheet	17 of 84

M1: Fixed SO-DIMM VREF_DQ (Default)

M2: Programmable SODIMM VREFDQ



MXM 3.0 CONNECTOR






**Ever Light
Technology Limited**

Title			20 - 17" eDP for PANEL		
Size	Document Number				Rev
	Thunder				
Date		Thursday, January 27, 2011		Sheet	20 of 24




From dGPU Direct




```

PCD : Internal pull down 150k
L : automatic equalization enable
L : automatic equalization disable
PD : Power down control, Internal pull down 150k
L : Normal operation
L : sleep mode
PID :
Internal pull down 150k
L : IN_BROWNOUT, ICD, 3.3V CMOS output
L : IN_BROWNOUT, ICD, reversed ICD, 3.3V output
I2C_CTL_EN :
Internal pull down 150k
L : I2C control
L : I2C enabled
Chip operation mode, Internal pull down 150k
CFG0
L : AUX_C0 is off when chip is in automatic power down
L : AUX_C0 is preselected when chip is in automatic power down
CFG1
L : Internal any interruption operation
L : AUX interception with fixed output swing of 600mV and no pre-emphasis
PED : Programmable input equalization level pre-setting
Internal pull down 150k
L : I2C_E0 setting (I2C)
L : I2C_E0 setting (I2C)

```






CRT




Truth table

	A-->Port 1	B-->Port 1	A-->Port 2	B-->Port 2
S01/S11 (CRT_SWITCH)	0	0	1	1
S10 (DGPU_SELECT#)	0	1	0	1
S00 (EDID_SELECT#)	0	1	0	1



HDMI CONN



HDD POWER




3-axis Fall Sensor (HDD data protector)




HDD Connector

Main HDD





SATA3 Re-Driver For main HDD





ODD Connector


SATA port 3




USB Power












USB(Back Side) USB+eSATA










Note:
1. Every Power trace (3.3V, 1.05V, A3.3V, 1.2V, 5V, VDDCH-2) should be broad.
2. 2nd layer of this entire circuit should be grounded.
3. Every high speed signal trace (USB, SATA, PCI Express), should be wide as shorty as possible.
4. Capacitors C100-113 should be located next to U1, and connected to GND rightly - by tracing shorty and broadly.
5. For signal traces, routing priority is as follows:
USB SS > PCI Express > SATA > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
6. If any crossing for every trace except ground, sufficient area of ground plane between each other should be put.
7. Follow the basic of transmission trace pair when routing any signal trace.
8. Remove any impedance or discontinuity.
9. Keep same length by each other.
10. Keep same width and spacing.
For more information please refer to USB3.0 Board Design Guide in design kit.









2nd MiniCard connector (WLAN, half size)
MiniCard WLAN connector




3rd MiniCard connector (Flash, half size)
MiniCard connector




[illegible]

Function	SEL
Port A to Port B	0
Port A to Port C	1



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+/-9%	1000	750	
	+/-9%	330	250	230 (wake enable) 5 (Hot wake enable)
+1.5V	+/-5%	500	375	NA




Title		36 - 17' WWAN- SIM	
Size	Document Number		Rev 1A
Date	Thursday, January 27, 2011	Sheet	36 of 84




**Ever Light
Technology Limited**

Title			37 - 17" NVRAM+MUX		
Size	Document Number				Rev
	Thunder				
Date		Thursday, January 27, 2011		Sheet	37 of 84

Monitor Charger current




Monitor PWR_SRC_MXM







TP Module





Keyboard Module





PCH, EC SPI ROM For BIOS (2M Byte)




PCH SPI ROM For iAMT (8M Byte)




Put close to JSPH





WLAN/WWAN



BT




HDD




Charge

White

Amber




BREATH PWLED









From TOP View:

↑ WIRELESS_OFF
↓ WIRELESS_ON



Remove IOL Board



Vsset resistor setting


Temp (degree C)	Rset (ohm)
85	787
86	845
87	909
88	953

Put A close to Guardian.

Put-up Resistor on ADDR_MODEXEN	For Remotel mode	SMBUS Address
<4.7K	2N3904	2F(i/w)
10K	2N3904	2E(i/w)
18K	Thermistor	2F(i/w)
>33K	Thermistor	2E(i/w)

Thermal Sensor Location

CH NO.	Device
D1	OTP
D2	SKIN (BOT)
D3	Docking (BOT)
D4	Butterfly DIMM 1 (BOT)
D5	TOP DIMM (stack)
D8	Butterfly DIMM 2 (BOT)
REST	NO USE



Ever Light Technology Limited

45 - Thermal 4002 & FAN x 2

Doc: Document Number
Rev: 1A

Date: Thursday, January 27, 2011
Page: 45 of 84

Move to IOL board




Ever Light
Technology Limited


File		
47 - AUDIO(92HD80B)+SPK+JACK		
Rev	Document Number	Rev
	Thunder	1A
Date	Thursday, January 27, 2011	Sheet 47 of 84

Move to IOL board

		Ever Light Technology Limited	
File 48 -- AUDIO for Docking+Crystal			
Size	Document Number	Rev	
	Thunder	1A	
Date	Thursday, January 27, 2011		Sheet 48 of 84




No need for Intel LAN.



DOCKED
SEL 0: RJ45,
SEL 1: Dock.



Reserve pull up.



LAN Switch table

DOCKED(SEL)	LOM signals	LED SIGNALS	Switch
L	Ax to Bx	LED Ax to LED Bx	MB
H	Ax to Cx	LED Ax to LED Cx	DOCK

Need to update connector PN.





**Ever Light
Technology Limited**

Title			50 – TPM for China		
Size	Document Number Thunder				Rev 1A
Date:	Thursday, January 27, 2011		Sheet	51	of 84

Move to IOL board

		Ever Light Technology Limited	
File S1 - Card Reader & Conn			
Rev	Document Number	Rev	
	Thunder		1A
Date Thursday, January 27, 2011		Sheet	55 of 84

Move to IOL board

		Ever Light Technology Limited	
File 52 - 15" 1394 Conn			
Size	Document Number	Rev	
	42000	1A	
Date	Thursday, January 27, 2011	Sheet	55 of 84



**Ever Light
Technology Limited**


File			53 - 17" 1394 Conn+ Power	
Rev	Document Number			
	Thunder		1A	
Date		Thursday, January 27, 2011		Sheet 54 of 84





Move to IOL board

		Ever Light Technology Limited	
File S8 -- Smart Card IC & Conn			
Size Document Number		Rev 1A	
Date Thursday, January 27, 2011		Sheet 55 of 84	







**Ever Light
Technology Limited**


File Blank Page		
Rev	Document Number	Rev 1A
Date	Thursday, January 27, 2011	Sheet 65 of 84


[illegible]














5					4					3					2					1																																																																																																								
D																																																																																																																												
C																																																																																																																												
B																																																																																																																												
A																																																																																																																												
															<table><tr><td colspan="10">Title</td></tr><tr><td colspan="10"><Title></td></tr><tr><td colspan="5">Size</td><td colspan="5">Document Number</td><td colspan="5">Rev</td></tr><tr><td colspan="5">A</td><td colspan="5" rowspan="4"><Doc></td><td colspan="5"><Rev Co</td></tr><tr><td colspan="10">Date:</td><td colspan="5">Thursday, January 27, 2011</td></tr><tr><td colspan="10"></td><td colspan="5">Sheet</td></tr><tr><td colspan="10"></td><td colspan="5">70 of 84</td></tr></table>										Title										<Title>										Size					Document Number					Rev					A					<Doc>					<Rev Co					Date:										Thursday, January 27, 2011															Sheet															70 of 84					1				
Title																																																																																																																												
<Title>																																																																																																																												
Size					Document Number					Rev																																																																																																																		
A					<Doc>					<Rev Co																																																																																																																		
Date:										Thursday, January 27, 2011																																																																																																																		
										Sheet																																																																																																																		
										70 of 84																																																																																																																		
5					4					3					2					1																																																																																																								

IMVP7 CPU/GPU VCORE REGULATOR





+1.5V_RUN POWER SUPPLY



<Variant Name>



**Ever Light
Technology Limited**

File: **PW_SW_+1.8V(TPS51311)**

Size: **Document Number**
Brooks

Date: Thursday, January 27, 2011

Sheet: 79 of 84
 Rev: 1A



Ever Light
Technology Limited

File	
------	--

Black

Size


Document Number


Date:












Thursday, January 27, 2011


Sheet 75 of 84

Rev
1ARev
1A











**Ever Light
Technology Limited**

Title			73 - Power Sequency Diagram	
Rev	Document Number		Rev	
	Thunder		1A	
Date		Thursday, January 27, 2011		Sheet 85 of 85



**Ever Light
Technology Limited**

Title			
74 – Power Sequency Timing			
Size	Document Number		Rev
	Thunder		1A
Date:	Thursday, January 27, 2011		Sheet 81 of 84

Change List

POWER SATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0(Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3(Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to HDD) / M1	LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (Soft off) / M1	LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3(Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	ON	ON	OFF	OFF
S4 (Suspend to HDD) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (Soft off) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

Power Plane \ State	+15V_ALW +5V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.5V_MEM	+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +VCC_CORE +1.05V_RUN_VTT +1.05V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

PCH	USB PORT#	DESTINATION
	0	Right Side top
	1	Right Side bot
	2	Back Side
	3	NC
	4	2nd Mini Card (WLAN/WIMAX)
	5	1st Mini Card (WWAN)
	6	3rd Mini Card
	7	USH
	8	DOCKING
	9	DOCKING
	10	Express Card
	11	BlueTooth
	12	Camera
	13	LCD Touch or Nvidia 3D IR
USH	0	BIO
	1	NC

PCH	PCI EXPRESS	DESTINATION
	Lane 1	1st Mini Card WWAN
	Lane 2	2nd Mini Card WLAN
	Lane 3	Express Card
	Lane 4	USB 3.0
	Lane 5	3rd Mini-Card
	Lane 6	4th Mini-Card
	Lane 7	LAN
	Lane 8	Card Reader

PCH	SATA	DESTINATION
	SATA 0	HDD 1st
	SATA 1	HDD 2nd
	SATA 2	MINI CARD
	SATA 3	ODD
	SATA 4	E-SATA
	SATA 5	Docking

MXM Graphics Module	MXM PORT	CONNECTION
	PORT A	MB DP Port
	PORT B	DOCK DP2
	PORT C	DOCK DP1 and MB HDMI
	PORT D	eDP Panel

Change List

Item	Date	Page#	Issue Description
			ST2_power
1.	1229	62	PR2 change from 10K to 100K for E3 leverage
2	1229	64	Change to skip mode; PR75 to NC, PR81 to stuff
3	1230	63	PR58 footprint change from r2512_1h7 to r2512_1h7_mlk
4	1231	63	PD17 no stuff
			A00_power
5	0117	62	PR13 change from 10K to 100K
6	0117	62	PR8 change from 100 to 33 (change from 0603 to 0402)
7	0117	62	PR8 change from 100 to 33
8	0117	63	PC24 stuff to follow on E3
9	0117		Update total 23 jumps
10	0118	62	PR16 move to front of battery connector.
11	0125	63	PC24 no stuff.
12	0125	62	PC21 stuff.
13	0126	71	AL cap change from FC192 to PC254. FC192 no stuff for temp.



Ever Light
Technology Limited

PROJECT : Thunder	DOC. NO. : xxx	REV : M00	File 75 - Change List
APPROVED BY : Gary Lin	CHECKED BY: Gary Lin	DRAWN BY:	Size Document Number Thunder Rev: 1A
SHEET 1 OF 1			Date: Thursday, January 27, 2011 Sheet 84 of 84